端海教育集团
北京:(010)51292078 上海:(021)51875830
南京:4008699035 西安:(029)-86699670
成都:4008699035 武汉:027-50767718
广州:4008699035 深圳:4008699035
沈阳:024-31298103 石家庄:4008699035☆
全国统一免费热线:4008699035 微信号:shuhaipeixun或15921673576 QQ:849322415
首页 课程表 报名 在线聊 讲师 品牌 QQ聊 活动 就业
嵌入式OS--4G手机操作系统
嵌入式硬件设计
Altium Designer Layout高速硬件设计
开发语言/数据库/软硬件测试
芯片设计/大规模集成电路VLSI
其他类
 
        Wireless IC Design with SoC and Low Power Techniques
(应用SOC及低功耗技术的无线IC设计)
   入学要求

        学员学习本课程应具备下列基础知识:
        ◆ 电路系统的基本概念。

   班级规模及环境--热线:4008699035 手机:15921673576( 微信同号)
       坚持小班授课,为保证培训效果,增加互动环节,每期人数限3到5人。
   上课时间和地点
上课地点:【深圳分部】:电影大厦(地铁一号线大剧院站)/深圳大学成教院 【上海】:同济大学(沪西)/新城金郡商务楼(11号线白银路站) 【北京分部】:北京中山学院/福鑫大楼 【南京分部】:金港大厦(和燕路) 【武汉分部】:佳源大厦(高新二路) 【成都分部】:领馆区1号(中和大道) 【沈阳分部】:沈阳理工大学/六宅臻品 【郑州分部】:郑州大学/锦华大厦 【广州分部】:广粮大厦 【西安分部】:协同大厦 【石家庄分部】:河北科技大学/瑞景大厦
最近开课时间(周末班/连续班/晚班)
无线IC设计培训班:请点击此处咨询在线客服
   实验设备
     ☆资深工程师授课

        
        ☆注重质量
        ☆边讲边练

        ☆合格学员免费推荐工作

        ☆合格学员免费颁发相关工程师等资格证书,提升您的职业资质

        专注高端培训二十载,曙海培训的学员得到企业的广泛认可,学员的能力
        得到大家的认同,受到用人单位的广泛赞誉。

        ★实验设备请点击这儿查看★
   最新优惠
       ◆请点击此处咨询在线客服
   质量保障

        1、培训过程中,如有部分内容理解不透或消化不好,可免费在以后培训班中重听;
        2、课程完成后,授课老师留给学员手机和Email,保障培训效果,免费提供课后答疑。
        3、培训合格学员可享受免费推荐就业机会。

          应用SOC及低功耗技术的无线IC设计培训班
  • SOC的设计方法与实现
  • 低功耗电路的特殊设计
  • 各种运算电路、滤波电路的设计考量
  • 调制解调电路的算法与设计
  • 傅利叶变换电路的设计技巧

第一部分 - Introduction

  1. What is SoC? and why is it important for Wireless, why not use a DSP?
  2. Impact and examples of applications
  3. Tools and metrics for analysis of performance, cost and power.
  4. Impact on memory subsystem
  5. Exploration of architectural space and alternatives
  6. Design choices (algorithm mappings), pipelining v/s concurrent, test methodology
  7. Components of a wireless modem

Assignment: Analyzing requirements for a balanced design from a system perspective

第二部分 - Arithmetic Building Blocks and Fixed Point Arithmetic

  1. Representations and notations
  2. Fixed point arithmetic v/s floating point
  3. Adders:? RCA, CLA, CSA
  4. Multiplier designs: Booth recoding and low power implications
  5. Array multipliers using counters, impact on layout.? Pipelined designs.
  6. Modeling of finite register length effects
  7. Block floating point representations and Dynamic range
  8. High performance, low power arithmetic blocks
  9. Lab: verilog and synthesis of diff arithmetic blocks, +, *. Compare area v/s speed v/s power

第三部分 - Digital Filters

  1. Types of filters and their applications, decimation /interpolation.
  2. Spectral requirements, channel equalization and? inter symbol interference
  3. FIR filters
  4. IIR filters, numerical stability issues. Implications of pipelined performance of multipliers on IIR filters.
  5. Adaptive filters, Decision feedback equalizer
  6. Design and test tradeoffs
  7. Examples of High performance, low power? ???design and implementations
  8. Lab: Design filters (FIR, IIR, adaptive filters) for different constraints

第四部分 - Coding and Forward Error Correction

?
    ? ?
  1. Forward error correction and it’s application in wireless modems
  2. ?
  3. Convolutional coding and decoding (Viterbi algorithm)
  4. ?
  5. Trellis coding (if time permits)
  6. ?
  7. Turbo-coding and decoding
  8. ?
  9. Design tradeoffs, ACS units, memory addressing schemes, scaling/wraparound, pipelining
  10. ?
  11. Examples of high performance systolic design, low power designs and implementations
  12. ?
  13. Lab: Design a viterbi decoder for a convolutional for 3G standard, implement a scaled down version of it.
  14. ?
?

第五部分 - Transforms – Fourier Transforms

  1. Applications : OFDM modulation in wireless systems (used in 802.11a and 802.11g)
  2. Discrete Fourier transform
  3. Applications
    1. Decomposition and the Fast Fourier Transform
    2. Variants and mixed radix transforms
    3. Memory architectures, addressing schemes, block floating point, pipelining
  4. Testing - Design of a FT block.
    1. High performance, low latency
    2. High performance, high throughput
    3. Programable
    4. Reconfigurable

Lab: Design and implement a butterfly unit, build a 16 point pipelined FFT block. Synthesize and analyze the timing and determine pipelining. Understand the contributions of the different components to gate count and power consumption.

第六部分 - System Design – Case Study

  1. The design of a communications system
    1. XDSL
    2. Wireless modem
  2. The implications of the various tradeoff.
  3. System constraints include multichannel, high performance design, single channel low power design, etc.
  4. Lab: Catchup

 

?