集成电路设计中心 企业学院 端海集团嵌入式学院 就业培训基地长期班 就业培训基地长期班

客户常见疑问解答 手机阅读模式
嵌入式培训
嵌入式Linux就业班马上开课了 详情点击这儿

免费报名电话薪水倍增计划
上 海:021--51875830
北 京:010--51292078
深 圳:4008699035
西 安:029--86699670
石家庄:4008699035

南 京:4008699035
广 州:4008699035
武 汉:027--50767718
成 都:4008699035
免费报名电话
全英文授课课程(Training in English)
   
  首 页  培训最新动态  课程介绍   培训报名  企业培训  付款方式   讲师介绍   学员评价  关于我们  联系我们  承接项目 开.发.板 商 城
嵌入式协处理器--FPGA
FPGA项目实战系列课程----
嵌入式OS--4G手机操作系统
嵌入式协处理器--DSP
手机/网络/动漫游戏开发
嵌入式OS-Linux
嵌入式CPU--ARM
嵌入式OS--WinCE
单片机培训
嵌入式硬件设计
Altium Designer Layout高速硬件设计
嵌入式OS--VxWorks
PowerPC嵌入式系统/编译器优化
PLC编程/变频器/数控/人机界面 
开发语言/数据库/软硬件测试
3G手机软件测试、硬件测试
芯片设计/大规模集成电路VLSI
云计算、物联网
开源操作系统Tiny OS开发
小型机系统管理
其他类
WEB在线客服
南京WEB在线客服
武汉WEB在线客服
西安在线客服
广州WEB在线客服
沈阳在线客服
郑州在线客服
石家庄在线客服
点击这里给我发消息  
QQ客服一
点击这里给我发消息  
QQ客服二
点击这里给我发消息
QQ客服三
  双休日、节假日及晚上可致电值班电话:4008699035 值班手机:15921673576 或加qq:1299983702和微信:shuhaipeixun

值班QQ:
点击这里给我发消息

值班网页在线客服,点击交谈:
 
网页在线客服

 
公益培训通知与资料下载
企业招聘与人才推荐(免费)

合作企业最新人才需求公告

◆招人、应聘、人才合作,
请把需求发到officeoffice@126.com或
访问端海旗下网站---
电子人才网
www.morning-sea.com.cn
合作伙伴与授权机构
现代化的多媒体教室
端海招聘启示
 
      SOC芯片设计系列培训之DFT & Digital IC Testing
   入学要求

        学员学习本课程应具备下列基础知识:
        ◆ 电路系统的基本概念。

   班级规模及环境--热线:4008699035 手机:15921673576( 微信同号)
       保证培训质量,精品小班,注重实践。
   上课时间和地点
上课地点:【上海】:同济大学(沪西)/新城金郡商务楼(11号线白银路站) 【北京分部】:北京中山学院/福鑫大楼 【深圳分部】:电影大厦(地铁一号线大剧院站)/深圳大学成教院 【成都分部】:领馆区1号(中和大道) 【沈阳分部】:沈阳理工大学/六宅臻品 【郑州分部】:郑州大学/锦华大厦 【石家庄分部】:河北科技大学/瑞景大厦 【南京分部】:金港大厦(和燕路) 【武汉分部】:佳源大厦(高新二路) 【广州分部】:广粮大厦 【西安分部】:协同大厦
最近开课时间(周末班/连续班/晚班)
DFT培训班:2020年7月20日
   实验设备
     ☆资深工程师授课

        
        ☆注重质量
        ☆边讲边练

        ☆合格学员免费推荐工作

        ☆合格学员免费提供培训证明,提升您的职业资质

        专注高端培训20年,曙海培训的学员素质得到本行业的广泛认可,学员的能力
        得到大家的认同,受到用人单位的广泛赞誉。

        ★实验设备请点击这儿查看★
   最新优惠
       ◆具体优惠信息,请点击此处咨询在线客服
   质量保障

        1、培训过程中,如有部分内容理解不透或消化不好,可免费在以后培训班中重听;
        2、课程完成后,授课老师留给学员手机和Email,保障培训效果,免费提供半年的技术支持。
        3、培训合格学员可享受免费推荐就业机会。

          SOC芯片设计系列培训之DFT & Digital IC Testing
  • Outlines

    Testing Components: That’s All You Have To Do In Testing

    Briefly speaking, they consist of internal tests, which are normally DFT oriented, functional tests, parametric tests and environment tests. This section is going to talk about what they are and how they impact your testing life.

    ATE & IC Testing: Too Expensive to Ignore It

    What cause ATEs expensive are the precision, speed, memory, channels and integration of digital and analog test functionalities. What do the ATE specs mean to you? Topics include waveforms, strobes, PMU, cost estimation, breakeven point calculation, etc. How they associate with IC testing. Availability and specifications of ATEs limit your design flow, test strategy and time-to-market.

    Trend in ATE: structural tester, low cost tester. What they do and how they reduce your cost.

    Traditional Testing: More Challenges And Expensive

    Event driven and cycle based tests. How people develop the functional patterns for digital IC: verilog testbench to VCD. Advantages and disadvantages of functional tests. ATEs and functional tests. What are parametric tests? Open/short tests. IDD Test. Output voltage testing. Input leakage testing, Tristate leakage test. Wafer sorting. Testing Pies (overlap of different type of patterns detecting faults).

    Test Economics: My Managers’ Jobs
    Moore’s cycle. Test preparation (DFT logics, test-related silicon., pattern generation, pattern simulation, and tester program generation). Test execution (DUT card design, probe cards, temperature generator, handler, drier, production test time, IC debugging, ATE cost). Test escape cost. Defect level (Yield loss vs Test coverage). Diagnosis, Failure analysis. Cost of failure at different stages. Time-to-market, time-to-yield.

    Test cycle (test time) calculation.
    Test economics drives DFT technology, low cost DFT oriented tester and standard test program.

    DFT Technology

     

    --Scan and Faults: Cornerstone Of DFT technology
    Common scan types. Scan variations. How scan work? Scan in ATPG. Scan in BIST. Scan in Boundary scan. DC scan, AC scan (LOS, LOC). How defects are modeled? Fault types.

    --Test Synthesis: Key To High Test Coverage And Design Penalty
    Scan insertion. Partial scan, full scan. Scan assembly, chain balance, lockup latch placement. Dealing with the multiple phase clocks. Bottom up and top down test synthesis. How to deal with multiple types of scan cells. Test Synthesis rules.

    -- DRC rules: The Bridges To Success
    Clock rules, bus (bidi) rules, AVI rules, data traction rules, memory test rules, scan tracing rules.

    --ATPG and Pattern generation: Let Machine Do It??
    ATPG algorithm. Procedures. True beauty of fault simulation. How to fault simulation functional patterns in ATPG? Bus contention in pattern generation. Abort limit. Sequential ATPG.

    Pre-shift, post-shift, end-measurement. Strobe edges: where do I put them (give out an example)
    Fault collapsing. Why ATPG untestable, why DI, UU, TI, BL, RE etc. What’s the atpg? effectiveness? What’s the test coverage and fault coverage? How do you calculate the test coverage? How to increase the test coverage? On chip PLL testing (new method in ac scan). Z masking, padding. Scan cell mask, outputs mask in transition faults.

    --BIST: Pros And Cons
    Memory faults. Memory testing methods. Embedded memory testing, at-speed memory testing. Logic BIST structural, the benefits and the penalty. LBIST flow: phase shift, PRPG, MISR, x-bounding. At-speed logic BIST. ATPG top-up in logic BIST design.

    --Boundary Scan: Don’t Think It’s Too Simple
    Structure of Boundary scan. Can control Memory BIST, LBIST, ATPG (state machine analysis plus an example). Can do board testing (JTAG technology, Asset International). An example on atpg through boundary scan.

    --Pattern Optimization and Technology: Great Area to Hammer DFT
    Pattern compression during ATPG. Pattern ordering. EDT technology, DBIST, XDBIST (deterministic BIST). Macro pattern, fault simulation. Transition pattern generation to iddq pattern generation.

     

    --Diagnosis: Did I Really Do Something Wrong?
    Scan logs. How many failed patterns you need to do diagnosis? What does the values mean in fault simulation and good simulation values. Memory BIST diagnosis. LBIST diagnosis: the difficult thing. How to correlate the pattern with signature?

    --IDDQ pattern generation and Analysis: This Is Analog!?
    IDDQ analysis. How leakage current estimated. Pull up, pull down in IDDQ pattern generation. Tristate in iddq pattern generation. How to efficiently generate IDDQ pattern. Delta IDDQ. Delta IDDQ in wafer sorting.

    --DFT flows: Yes, That’s Where I Am Now
    a) SOC test: directly test big memory through MBIST, macro test embedded small memory, black box analog module, ATPG, pattern simulation, mismatch debugging, diagnosis.
    b)Full scan.
    c) Multiple identical module testing: pin sharing; xor scanouts (aliasing)
    d) Fault simulating functional pattern, ATPG.
    e) LSSD design flow.
    f) MBIST flow
    g) LBIST flow

    IEEE Testing Standards and EDA Tools: Do They Matter to Me?
    Why each tester has its own hardware language?
    IEEE 1450.1 STIL: the new trend in test language. Structure, waveform definition. (an atpg with boundary scan example)
    IEEE 1450.6 CTL

    Engineering IC Debugging: DFT Engineers Hate It
    DC conductivity. Chain tests: diagonal chain pattern. Edge adjustments. Timing factor. DC, scan debugging. AC scan debugging. IDDQ debugging. Shmooing, strobe, clock edge, power supply setup. Two dimension shmooing. Three dimension shmooing. Clock dependency. Flaky results (an example scan chain debugging). Power on order. Probe clk, probe scan-enable. Setting up trigger. Calibration. Pattern qualification, verification.

    PAN-PAC TECHNOLOGY is a consulting oriented Hi-Tech company based at Portland, Oregon, USA, the 3rd largest semiconductor center in USA. Its focused area is for IC testing consulting, ATE analysis, Formal Verification consulting, analog design consulting etc.

     

 
版权所有:苏州端海信息科技有限公司 copyright 2000-2015
 
上海总部培训基地

地址:上海市云屏路1399号26#新城金郡商务楼310。
(地铁11号线白银路站2号出口旁,云屏路和白银路交叉口)
邮编:201821
热线:021-51875830 32300767
传真:021-32300767
业务手机:15921673576
E-mail:officeoffice@126.com
客服QQ: 849322415
北京培训基地

地址:北京市昌平区沙河南街11号312室
(地铁昌平线沙河站B出口) 邮编:102200 行走路线:请点击这查看
热线:010-51292078
传真:010-51292078
业务手机:15701686205
E-mail:qianru@51qianru.cn
客服QQ:1243285887
深圳培训基地

地址:深圳市环观中路28号82#201室

热线:4008699035
传真:4008699035
业务手机:13699831341

邮编:518001
信箱:qianru2@51qianru.cn
客服QQ:2472106501
南京培训基地

地址:江苏省南京市栖霞区和燕路251号金港大厦B座2201室
(地铁一号线迈皋桥站1号出口旁,近南京火车站)
热线:4008699035
传真:4008699035
邮编:210046
信箱:qianru3@51qianru.cn
客服QQ:1325341129
 
成都培训基地

地址:四川省成都市高新区中和大道一段99号领馆区1号1-3-2903 邮编:610031
热线:4008699035
免费电话:4008699035
业务手机:13540421960
客服QQ:1325341129 E-mail:qianru4@51qianru.cn
武汉培训基地

地址:湖北省武汉市江岸区汉江北路34号 九运大厦401室 邮编:430022
热线:4008699035
业务手机:13657236279
客服QQ:849322415
E-mail:qianru5@51qianru.cn
广州培训基地

地址:广州市越秀区环市东路486号广粮大厦1202室

热线:4008699035
传真:4008699035

邮编:510075
信箱:qianru6@51qianru.cn
西安培训基地

地址:西安市雁塔区高新二路12号协同大厦901室

热线:029-86699670
业务手机:18392016509
传真:029-86699670
邮编:710054
信箱:qianru7@51qianru.cn
 
沈阳培训基地

地址:辽宁省沈阳市东陵浑南新区沈营路六宅臻品29-11-9 邮编:110179
热线:4008699035
E-mail:qianru8@51qianru.cn
郑州培训基地

地址:郑州市高新区雪松路锦华大厦401

热线:4008699035

邮编:450001
信箱:qianru9@51qianru.cn

石家庄培训基地

地址:石家庄市高新区中山东路618号瑞景大厦1#802

热线:4008699035
业务手机:13933071028
传真:4008699035
邮编:050200
信箱:qianru10@51qianru.cn

 

双休日、节假日及晚上可致电值班电话:4008699035 值班手机:15921673576 或加qq:1299983702和微信:shuhaipeixun


备案号:备案号:沪ICP备08026168号-1

.(2014年7月11).........................................................

友情链接:Cadence培训 ICEPAK培训 EMC培训 电磁兼容培训 sas容培训 罗克韦尔PLC培训 欧姆龙PLC培训 PLC培训 三菱PLC培训 西门子PLC培训 dcs培训 横河dcs培训 艾默生培训 robot CAD培训 eplan培训 dcs培训 电路板设计培训 浙大dcs培训 PCB设计培训 adams培训 fluent培训系列课程 培训机构课程短期培训系列课程培训机构 长期课程列表实践课程高级课程学校培训机构周末班培训 南京 短期培训系列课程培训机构 长期课程列表实践课程高级课程学校培训机构周末班 端海 教育 企业 学院 培训课程 系列班 长期课程列表实践课程高级课程学校培训机构周末班 短期培训系列课程培训机构 端海教育企业学院培训课程 系列班 软件无线电培训 FPGA电机控制培训 Xilinx培训 Simulink培训 DSP培训班 Ansys培训 LUA培训 单片机培训班 PCB设计课程 PCB培训 电源培训 电路培训 PLC课程 变频器课程 Windows培训



1申请友情链接 >>
 
在线客服